

14/PRts. JC05 Rec'd PCT/PTO 23 SEP 2005

## Description

### ARRAY PANEL

#### Technical Field

- [1] The present invention relates to an array panel for digital x-ray detector and method of manufacturing the array panel. More particularly, the present invention relates to an array panel for digital x-ray detector including a gate driving circuit, and a method of manufacturing the array panel.

#### Background Art

- [2] Generally, the conventional diagnostic X-ray device takes an x-ray picture of an internal body for a patient on an X-ray sensitive film. The film needs some time to be printed for confirming the patient state. However, recent development in the semiconductor technology makes the patient state recognized by the diagnostic X-ray device in real time without delay via a digital X-ray detector utilizing a thin film transistor (hereinafter, referred to as TFT) as a switching element. The digital x-ray detector has been researched until today.
- [3] Hereinafter, the structure and function of the digital X-ray detector is described as follows.
- [4] FIG. 1 is a schematic view illustrating the conventional digital X-ray detector.
- [5] Referring to FIG. 1, the conventional digital X-ray detector includes a substrate 1, a plurality of TFTs 3, a plurality of storage capacitors 10, and a plurality of pixel electrodes 12 disposed on the substrate 1, a light conductive layer 2 on the pixel electrodes 12, a protective layer 20, a conductive electrode 24, and a direct power source 26 of high voltage.
- [6] The light conductive layer 2 generates an internal electric signal such as the stream of pair of electron and hole 6 in proportion to an intensity of the external signal such as the electromagnetic wave incident thereon. Further, the light conductive layer 2 also transforms an outer signal, for example, an X-ray, into an electrical signal.
- [7] The electron in the pair of electron and hole 6 is accumulated on the pixel electrode 12 disposed below the light conductive layer 2 by a predetermined voltage  $E_v$  of the conductive electrode 24 applied from the direct power source 26, and is stored in the storage capacitor 10 formed with a common electrode that is connected to the ground. The TFTs 3 move the electrons stored in the storage capacitor 10 to an image-processing device in an outside of the detector 100 to thereby form an X-ray image.

#### Disclosure of Invention

### Technical Problem

- [8] Accordingly, the present invention has been made to solve the aforementioned disadvantages of the conventional digital X-ray detector, and provides an array panel for the digital X-ray detector in which a gate driver is built.
- [9] The present invention also provides a manufacturing method of the array panel.

### Technical Solution

- [10] According to an exemplary embodiment of the present invention, an array panel for the digital X-ray detector comprises an array portion formed on a first region of a substrate and a gate-driving portion formed on a second region of the substrate. The array portion accumulates and stores electrons generated in accordance with light supplied from outside, and the gate-driving portion applies a scanning signal for extracting the electrons to the array portion.
- [11] According to another exemplary embodiment of the present invention, an array panel for the digital X-ray detector comprises a substrate, a gate line extending on the substrate in a first direction, a data line extending on the substrate in a second direction, a switching element including a gate electrode, a source electrode, and a drain electrode, a photoelectric cell for generating electrons in proportion with the intensity of light supplied from outside, thereby generating an electrical signal, a pixel electrode formed in the pixel region, a storage capacitor formed in the pixel region, a gate driver making electrically contact with an end portion of the gate line on the substrate, and a data pad making electrically contact with an end portion of the data line on the substrate. The switching element is formed in a pixel region defined by the gate and data lines, and the pixel electrode gathers electrons generated from the photoelectric cell. The storage capacitor stores the electrons gathered by the pixel electrode. The gate driver sequentially provides a scan signal for driving the switching element, and the electrons stored in the storage capacitor are extracted to the data pad through the switching element in case that the switching element is turned on.
- [12] According to still another exemplary embodiment of the present invention, an array panel for the digital X-ray detector is manufactured as follows. A first switching element and a second switching element, a first conductive line for a data pad and a second conductive line for a storage capacitor are formed first, and a first transparent electrode is formed on the first and second conductive lines. The first switching element corresponds to a pixel region of a substrate. Then, an insulating layer and an organic layer are sequentially coated on the first transparent electrode, and the organic layer corresponding to the first and second conductive lines and a drain electrode of

the first switching element is partially and selectively removed. A second transparent electrode for collecting electrons is formed, and is electrically connected to the data pad and the drain electrode. Furthermore, a protecting layer may be formed on the exposed organic layer and the second transparent layer, and a light conductive semiconductor layer may be formed on the protecting layer. An electrode may also be formed on the light conductive semiconductor layer.

- [13] With the above exemplary embodiments, the gate driver, which generates a scan signal for extracting electrons stored in the storage capacitor according to an image signal, is formed on the same substrate where the array portion of an X-ray detector is formed. Therefore, the manufacturing cost is reduced, and the manufacturing process is simplified.

### **Description of Drawings**

- [14] The above and other advantages of the present invention will become readily apparent by reference to the following detailed description when considered in conjunction with the accompanying drawings wherein:
- [15] FIG. 1 is a schematic view illustrating the conventional digital X-ray detector;
- [16] FIG. 2 is a schematic view illustrating an array panel for the digital X-ray detector according to an exemplary embodiment of the present invention;
- [17] FIG. 3 is a schematic view describing the gate driver shown in FIG. 2;
- [18] FIG. 4 is a schematic view illustrating the unit stage shown in FIG. 3;
- [19] FIG. 5 is a cross sectional view taken along the line A-A' of FIG. 2; and
- [20] FIGS. 6 to 14 are views illustrating process steps of the array panel for the digital X-ray detector according to an embodiment of the present invention.

### **Best Mode**

- [21] Hereinafter, the best mode of the present invention will be described in detail with reference to the accompanying drawings.
- [22] FIG. 2 is a schematic view illustrating an array panel for the digital X-ray detector according to an exemplary embodiment of the present invention.
- [23] Referring to FIG. 2, the array panel for the digital X-ray detector of the present invention includes a plurality of gate lines 110 extending in a first direction such as a longitudinal direction and a plurality of data lines 120 extending in a second direction substantially perpendicular to the first direction such as a latitudinal direction. The gate and data lines 110 and 120 define a plurality of pixel regions on the array panel. Each pixel region includes a switching element such as a thin film transistor (TFT), a photoelectric cell 130 connected to a drain electrode of the TFT, a storage capacitor C

formed between the drain electrode and a common electrode  $V_{com}$ . A data pad 140 is formed at end portion of the data line 120, and a gate driver 150 is connected to the gate line 110. As an exemplary embodiment, the data pad 140 and the gate driver 150 are formed on the same substrate on which the gate and data lines 110 and 120 are formed. Further, a ground voltage is applied to the common electrode  $V_{com}$  so as for the common electrode  $V_{com}$  to fully remove the remaining electrons from the storage capacitor C when the electrons charged in the storage capacitor C are not completely discharged through the data pad 140.

- [24] The photoelectric cell 130 generates electrons in proportion with the intensity of light supplied from outside, and stores the electrons into the storage capacitor C.
- [25] When a scan signal for discharging the electrons from the storage capacitor C is transmitted from the gate driver 150 to the TFT, the TFT is turned on and the electrons are discharged through the drain and source electrode to the data pad 140. That is, when the scan signal is applied to the TFT, the electrons in the storage capacitor C are discharged to outside through the medium of the data pad 140.
- [26] FIG. 3 is a schematic view describing the gate driver shown in FIG. 2.
- [27] Referring to FIG. 3, the gate driver 150 that functions as a shift register clock includes a plurality of stages  $SRC_1, SRC_2, \dots$ , and  $SRC_n$  corresponding to the gate lines, respectively, and a dummy stage  $SRC_{n+1}$ . A each stage includes an input terminal IN, an output terminal OUT, a control terminal CT, a clock input terminal CK, a first voltage terminal VSS and a second voltage terminal VDD.
- [28] A scan start signal STV is transmitted to the input terminal IN of the first stage  $SRC_1$ . The scan start signal STV is a pulse synchronized with a vertical synchronizing signal  $V_{sync}$ .
- [29] Each of output signals  $GOUT_1, GOUT_2, \dots$ , and  $GOUT_n$  of the stages is transmitted to the corresponding gate line 110, respectively. A first clock signal CKV is transmitted to odd-numbered stages  $SRC_1, SRC_3, \dots$ , and  $SRC_{2n-1}$ , and a second clock signal CKVB is transmitted to even-numbered stages  $SRC_2, SRC_4, \dots$ , and  $SRC_{2n}$ . The first clock signal CKV has a phase opposite to that of the second clock signal CKVB. Therefore, a duty period of the first and second clock signals CKV and CKVB becomes 16.6/Nms. A duty period of the shift register clock of a gate driving circuit is above about 8 times a duty period of the shift register clock of a data driving circuit.
- [30] Each control terminal CT of the stages  $SRC_1, SRC_2, \dots$ , and  $SRC_n$  accepts the output signals  $GOUT_2, GOUT_3, \dots$ , and  $GOUT_{n+1}$  of the next stages  $SRC_2, SRC_3$

, ....., and  $SRC_{n+1}$  as a control signal. That is, the control signal inputted to the control terminal CT is delayed as much as the duty period thereof.

- [31] As a result, the output signal of each stage is sequentially generated as an active state that is a high signal, thus the gate line corresponding to the active state of each output signal is activated.
- [32] FIG. 4 is a schematic view illustrating the unit stage shown in FIG. 3.
- [33] Referring to FIG. 4, the stage includes a pull-up portion 152, a pull-down portion 154, a pull-up driver 156 and a pull-down driver 158.
- [34] As an exemplary embodiment, the pull-up portion 152 is a first NMOS transistor Q1 including a drain electrode connected to the clock input terminal CK, a gate electrode connected to a first node  $N_1$ , and a source electrode connected to the output terminal  $OUT_n$ . The pull-down portion 154 is a second NMOS transistor Q2 including a drain electrode connected to the output terminal  $OUT_n$ , a gate electrode connected to a second node  $N_2$ , and a source electrode to which the first voltage terminal VSS is applied.
- [35] The pull-up driver 156 includes a capacitor C and a plurality of transistors. In detail, the capacitor C is electrically connected to both the first node  $N_1$  and the output terminal  $OUT_n$ . A third NMOS transistor Q3 includes a drain electrode to which a turn-on voltage  $V_{on}$  is applied, a gate electrode connected to the input terminal IN to which the output signal  $GOUT_{n-1}$  outputted from the previous stage is transmitted, and a source electrode connected to the first node  $N_1$ . A fourth NMOS transistor Q4 includes a drain electrode connected to the first node  $N_1$ , a gate electrode connected to the second node  $N_2$ , and a source electrode to which a turn-off voltage  $V_{off}$  is applied. A fifth transistor Q5 also includes a drain electrode connected to the first node  $N_1$ , a gate electrode connected to the second node  $N_2$ , and a source electrode to which a turn-off voltage  $V_{off}$  is applied. The size of the third NMOS transistor Q3 is about two times the size of the fifth NMOS transistor Q5.
- [36] The pull-down driver 158 includes a sixth NMOS transistor Q6 and seventh NMOS transistor Q7. The sixth NMOS transistor Q6 includes a drain electrode and a gate electrode to which the turn-on voltage  $V_{on}$  is commonly applied, and a source electrode connected to the second node  $N_2$ . The seventh NMOS transistor Q6 includes a drain electrode connected to the second node  $N_2$ , a gate electrode connected to the second node  $N_1$ , and a source electrode to which the turn-off voltage  $V_{off}$  is applied. The size of the sixth NMOS transistor Q6 is about 16 times the size of the seventh NMOS transistor Q7.

- [37] When the first and second clock signals CKV and CKVB and the scan start signal STV are transmitted to the gate driver that is a kind of the shift register, the first stage SRC<sub>1</sub> generates the first output signal GOUT<sub>1</sub> through the output terminal OUT by delaying high level state of the first clock signal CKV in accordance with the scan start signal STV.
- [38] As described above, the first and second clock signals CKV and CKVB are transmitted to the shift register of the array panel of the digital X-ray detector with the scan start signal STV, so that the shift register functions as the gate driver of the array panel.
- [39] FIG. 5 is a cross sectional view taken along the line A-A' of FIG. 2. FIG. 5 shows the gate driver, the data pad, the TFT, and the storage capacitor of the array panel in detail.
- [40] Referring to FIGS. 2 and 5, a plurality of pixel regions is defined on a substrate 205 by the plurality of gate and data lines. Each pixel region includes a TFT as a switching element and a storage capacitor C. The gate driver 150 for turning on the TFT and the data pad 140 for discharging the electrons charged in the storage capacitor C are formed on the same substrate on where the TFT and the storage capacitor C are formed. Subsequently, an insulating layer 240, an organic layer 250, and a pixel electrode 260 for collecting the electrons comprising indium tin oxide (ITO) are sequentially coated to thereby form the array substrate for the digital X-ray detector.
- [41] In further detail, the gate driver 150 is an amorphous silicon transistor including a gate electrode 210, a gate-insulating layer 215, a semiconductor layer 216, and source/drain electrodes 221 and 222 sequentially stacked on the substrate 205. The gate-insulating layer 215 comprises a silicon oxide or a silicon nitride, and the semiconductor layer 216 includes intrinsic semiconductor and impurity semiconductor continuously and sequentially deposited on the gate-insulating layer 215. The gate driver 150 generates a scan signal for turning on the TFT. All of the transistors in the gate driver 150 and the TFT for an exemplary embodiment are amorphous silicon transistor.
- [42] As described above with reference to FIGS. 3 and 4, the gate driver 150 requires at least as many stages as the number of the gate lines and a plurality of transistors formed in a stage, thus the gate driver has many good transistors. FIG. 5 shows, however, single amorphous silicon transistor for convenience.
- [43] The insulating layer 240 and the organic layer 250 are sequentially coated on the amorphous silicon transistor. A pixel electrode 260 including a second ITO layer is

coated on the organic layer 250 for covering the whole amorphous silicon transistor and collecting the electrons. In an exemplary embodiment, the organic layer 250 comprises polycarbonate or photoacryl. The organic layer 250 allows the data pad 140 or the drain electrode 225 of the TFT to be exposed just through the exposure and development processes without an additional etching process, and also allows an organic layer on the storage capacitor to be completely removed.

[44] The data line is formed on a data pad region of the substrate 205, and a first ITO layer is formed on the data line 230. The first and second ITO layers 230 and 260 make an electrical contact with each other through a contact hole 262. The insulating layer 240 and the organic layer 250 are partially removed, and the second ITO layer 260 makes a contact simultaneously with the insulating layer 240, the organic layer 250 and the first ITO layer 230 in the contact hole.

[45] In an exemplary embodiment, the TFT is an amorphous silicon transistor including a gate electrode 212, a gate-insulating layer 215, a semiconductor layer 217, and source/drain electrodes 224 and 225 sequentially stacked on the substrate 205. The gate-insulating layer 215 comprises a silicon oxide or a silicon nitride, and the semiconductor layer 216 includes intrinsic semiconductor and impurity semiconductor continuously and sequentially deposited on the gate-insulating layer 215. The gate driver 150 generates a scan signal for turning on the TFT. In accordance with an exemplary embodiment of the present invention, all of the transistors in the gate driver 150 and the TFT are amorphous silicon transistor. The TFT is turned on in accordance with the scan signal transmitted to the gate electrode 212 thereof, and thus the electrons stored in the storage capacitor C connected to the drain electrode 225 are charged to the data pad 140 through the source electrode 224.

[46] The storage capacitor C includes a capacitor electrode 226 formed on the gate-insulating layer 215 and the pixel electrode 260, i.e. the second ITO layer, and the insulating layer 240 and the organic layer 250 are interposed between the capacitor electrode 226 and the second ITO layer 260.

[47] The pixel electrode 260 extends to an upper portion of the TFT, and collects the electrons generated from a light conductive layer, so that holes from a light conductive layer are accumulated into the storage capacitor C.

[48] The pixel electrode 260 makes a contact electrically with the drain electrode 225 through a drain contact hole 264 so that the hole stored in the storage capacitor (C) may combine with the electron supplied by the TFT.

[49] A protecting layer 270 is formed on the array substrate, and a light conductive

semiconductor layer 280 (130 in FIG. 2) is formed on the protecting layer 270. An electrode 290 is formed on the light conductive semiconductor layer 280, thereby completing a formation of the digital X-ray detector according to the present invention.

[50] Hereinafter, the method of manufacturing the array panel for the digital X-ray detector will be described in detail with reference to FIGS. 6 to 14. FIGS. 6 to 14 are views illustrating process steps of the array panel for the digital X-ray detector according to an embodiment of the present invention.

[51] As shown in FIG. 6, a dual metal layer 210 is coated on a gate drive region and a TFT region of the substrate 205, so as to form the gate lines. According to an exemplary embodiment, aluminum (Al) is first deposited on the substrate 205, and chromium (Cr) or molybdenum (Mo) is deposited on the aluminum layer. Although the above exemplary embodiment discloses the gate electrode formed into the dual metal layer in FIG. 6, a single metal layer such as aluminum (Al) layer or any other configuration known to one of the ordinary skill in the art may also be utilized in place of or in conjunction with the dual metal layer.

[52] As shown in FIG. 7, an insulating material such as a silicon oxide or a silicon nitride is deposited on a whole surface of the substrate 205 on which the dual metal layer is formed, and intrinsic semiconductor and impurity semiconductor are continuously deposited on the insulating layer. Then, the insulating material, the intrinsic semiconductor and the impurity semiconductor are etched. Thus, an insulating layer 215 is formed covering a whole surface of the substrate 205, a first semiconductor layer 216 of intrinsic and impurity semiconductor is formed on the gate drive region, and a second semiconductor layer 217 of intrinsic and impurity semiconductor is formed on the TFT region. As a result, the gate-insulating layer 215 covers the whole gate electrode 210, and the first and second semiconductor layers 216 and 217 are formed on the gate-insulating layer 215.

[53] Referring to FIG. 8, a metal such as chromium (Cr) or a chromium (Cr) alloy is deposited on a whole surface of the resultant substrate as shown in FIG. 7, and an etching process is selectively performed. Therefore, a first source and drain electrodes 221 and 222 are formed on the gate drive region, and a second source and drain electrodes 224 and 225 are formed on the TFT region. In addition, metal lines 223 and 226 are formed on the data pad region and storage region, respectively.

[54] Referring to FIG. 9, ITO materials 230 and 231 are deposited on the data pad region and the storage region of the resultant substrate as shown in FIG. 8, respectively, so as to refresh the electrons accumulated by the photoelectric cell such as



light conductive layer. A tin oxide (TO) layer or an indium zinc oxide (IZO) layer may be utilized in place of or in conjunction with the ITO layer.

- [55] Referring to FIG. 10, a silicon nitride (SiNx) layer 240 is formed on a surface of the resultant substrate as shown in FIG. 9 without performing the exposure or etching process so as to electrically insulate the storage capacitor. Therefore, the silicon nitride (SiNx) layer 240 prevents a channel region of the TFT from making a contact electrically with an organic layer formed in a subsequent process, thus the current of the amorphous silicon transistor may be stabilized.
- [56] Referring to FIG. 11, the organic layer 250 is formed on the resultant substrate covering its whole surface as shown in FIG. 10. According to an exemplary embodiment of the present invention, the organic layer 250 comprises a light-sensitive organic material for simplifying the manufacturing process of the array panel. While the conventional organic material such as benzo cyclo butene (BCB) requires a dry etching process for manufacturing the array panel for the digital X-ray detector, the light-sensitive organic material does not require etching process, thus the pattern may be formed on the organic layer 250 of the present invention just through the exposure and development processes, thereby simplifying the manufacturing process of the array panel. In addition, the organic layer 250 may be utilized as a passivation layer, so that a high aperture ratio structure may be applied thereon. Further, the organic has an advantage that a fill factor may be improved above about 85% by maximizing a surface of an electron-collecting electrode formed by in a subsequent process.
- [57] Referring to FIG. 12, the organic layer 250 is partially removed by the exposure and development processes, so that the organic layer corresponding to the data pad region and the drain region of the TFT is opened to form via holes 252 and 254.
- [58] Referring to FIG. 13, the silicon nitride layer 240 corresponding to the data pad region and the drain region of the TFT is removed and opened by etching process on the resultant substrate as shown in FIG. 12, so that the data pad and the drain electrode of the TFT are exposed through the via holes 242 and 244, respectively.
- [59] Referring to FIG. 14, the ITO is deposited on a whole surface of the resultant substrate as shown in FIG. 13 for collecting electrons, and selectively etched away. Therefore, the ITO layer 260 is formed just on the data driver region, the data pad region, the TFT region and the storage capacitor region. According to an exemplary embodiment of the present invention, the surface of the ITO layer is maximized so as to form the array panel having the high aperture ratio structure by collecting electrons more abundantly when the organic layer 250 is utilized as the passivation layer of the

array panel. Particularly, the ITO layer 260 is formed to cover the whole TFT and the gate driver, so that the electrons generated by the X-ray are prevented from inducing the off current in the switching element or the gate driver.

[60] Subsequently, the protecting layer 270 is formed on a whole surface of the resultant substrate as shown in FIG. 14, and then a light conductive semiconductor layer 280 such as amorphous selenium (a-Se) is formed on the protecting layer 270. Finally, an electrode 290 is formed on the light conductive semiconductor layer 280 to thereby complete the array panel of the digital X-ray detector as shown in FIG. 5. The light conductive semiconductor layer 280 may be formed on a whole surface of the protecting layer 270 or on partial surfaces of the protecting layer 270 corresponding to each pixel region of the array panel.

[61] Although the above exemplary embodiment discloses the organic layer comprising the light sensitive organic material, any other material known to one of the ordinary skill in the art as the organic layer corresponding to the data pad region and the drain electrode of the TFT is removed without performing the exposure and development processes may also be utilized in place of the organic layer comprising the light sensitive organic material.

### **Industrial Applicability**

[62] As mentioned above, the gate driver for providing a scan signal is installed on the same substrate on which the array panel of the digital X-ray detector is formed, so that the manufacturing cost is reduced and a design margin is sufficiently guaranteed. That is, the gate driver of the present invention providing the scan signal for obtaining an image from the array panel may not be installed with a supplementary such as a tape carrier package (TCP) or a chip on glass (COG), so that the manufacturing cost is reduced at least as much as the cost of the TCP or COG, and the design margin may also be obtained at least as large as the surface that is occupied by the TCP or COG. In addition, the gate driver is formed during the manufacturing of the array panel, so that the manufacturing process for the gate driver may be omitted, and a number of the manufacturing processes for the array panel is reduced.

[63] A light sensitive organic material such as polycarbonate and photoacryl is deposited on the gate driver and the switching element, and thus the gate driver and the switching element may be exposed just by exposure and development processes without the etching process. Therefore, the present invention advantageously simplifies the manufacturing process for the array panel. In addition, the organic layer may function as a passivation layer of the array panel, and thus the surface of the pixel

electrode is maximized so as to form the array panel having the high aperture ratio structure by collecting electrons more in abundant.

- [64] Although the exemplary embodiments of the present invention have been described, it is understood that the present invention should not be limited to these exemplary embodiments, but various changes and modifications can be made by one ordinary skilled in the art within the scope of the present invention as hereinafter claimed.

## Claims

- [1] An array panel comprising:  
an array portion formed on a first region of a substrate, the array portion accumulating and storing electrons generated in accordance with light supplied from outside; and  
a gate-driving portion formed on a second region of the substrate, the gate driving portion applying a scanning signal for extracting the electrons to the array portion.
- [2] The array panel of claim 1, wherein the gate-driving portion includes a plurality of stages sequentially making an electrical contact with each other, each of the stages including a plurality of thin film transistors comprising amorphous silicon, and including an input terminal and an output terminal through which corresponding signals are transmitted, a start signal being transmitted to the input terminal of a first stage, and an output signal of each stage being sequentially outputted from each output terminal, so that the stages function as a shift register.
- [3] The array panel of claim 2, wherein each of the stages includes:  
a pull-up portion that provides a corresponding signal to the output terminal among a first clock signal and a second clock signal, the second clock signal having a phase opposite to the phase of the first clock signal;  
a pull-down portion that applies a first voltage to the output terminal;  
a pull-up driver connected to an input node of the pull-up portion, the pull-up driver being turned on in accordance with the output signal of a previous stage, and being turned off in accordance with a first control signal so that the first clock signal or a second control signal is removed to remove the second clock signal; and  
a pull-down driver connected to an input node of the pull-down portion, the pull-down driver being turned off in accordance with an input signal, and being turned on in accordance with the first control signal or the second control signal, wherein, the first clock signal and the first control signal are transmitted to odd numbered stages, and the second clock signal and the second control signal are transmitted to even numbered stages.
- [4] An array panel comprising:  
a substrate;

a gate line extended on the substrate in a first direction;  
a data line extended on the substrate in a second direction;  
a switching element including a gate electrode, a source electrode, and a drain electrode, the switching element being formed in a pixel region defined by the gate and the data lines;  
a photoelectric cell for generating electrons in proportion with the intensity of light supplied from outside, thereby generating an electrical signal;  
a pixel electrode formed in the pixel region, the pixel electrode gathering electrons generated from the photoelectric cell;  
a storage capacitor formed in the pixel region, the storage capacitor storing the electrons gathered by the pixel electrode;  
a gate driver making an electrical contact with an end portion of the gate line on the substrate, the gate driver sequentially providing a scan signal for driving the switching element; and  
a data pad making an electrical contact with an end portion of the data line on the substrate, the electrons stored in the storage capacitor being extracted to the data pad through the switching element in case that the switching element is turned on.

- [5] The array panel of claim 4, wherein the gate driver includes a plurality of stages sequentially making an electrical contact with each other, each stage including an input terminal and an output terminal through which corresponding signals are transmitted, a start signal being transmitted to the input terminal of a first stage, and an output signal of each stage being sequentially outputted from each output terminal, so that the stages function as a shift register.
- [6] The array panel of claim 4, further comprising an organic layer interposed between the pixel electrode and the switching element.
- [7] The array panel of claim 4, further comprising an organic layer interposed between the pixel electrode and the gate driver.
- [8] The array panel of claim 4, wherein the pixel electrode comprises indium tin oxide (ITO).
- [9] The array panel of claim 4, wherein the pixel electrode is disposed on a whole surface of the switching element.
- [10] The array panel of claim 4, wherein the pixel electrode is disposed on a whole surface of the gate driver.
- [11] A method of manufacturing an array panel, the method comprising:

forming first and second switching elements, a first conductive line for a data pad and a second conductive line for a storage capacitor, the first switching element corresponding to a pixel region of a substrate;  
forming a first transparent electrode on the first and second conductive lines;  
sequentially coating an insulating layer and an organic layer on the first transparent electrode;  
partially removing the organic layer corresponding to the first and second conductive lines and a drain electrode of the first switching element;  
partially removing the insulating layer corresponding to the first and second conductive lines, thereby exposing the data pad and drain electrode of the first switching element; and  
forming a second transparent electrode for collecting electrons, the second transparent electrode being electrically connected to the data pad and the drain electrode.

- [12] The method of claim 11, further comprising:  
forming a protecting layer on the exposed organic layer and the second transparent layer;  
forming a light conductive semiconductor layer on the protecting layer; and  
forming an electrode on the light conductive semiconductor layer.
- [13] The method of claim 11, wherein the second transparent electrode is disposed on a whole surface of the first switching element.
- [14] The method of claim 11, wherein the second transparent electrode is disposed on a whole surface of the second switching element.
- [15] The method of claim 11, wherein the second transparent electrode includes a plurality of stages sequentially making an electrical contact with each other, each of the stages including a plurality of thin film transistors comprising amorphous silicon, and including an input terminal and an output terminal through which corresponding signals are transmitted, a start signal being transmitted to the input terminal of a first stage, and an output signal of each stage being sequentially outputted from each output terminal, so that the stages function as a shift register.

[Fig. 1]






FIG. 2






[Fig. 3]

150



4/14

FIG. 4



5/14

FIG. 5




FIG. 6




FIG. 7




FIG. 8




FIG. 9






FIG. 10





11/14

FIG. 11



12/14

FIG. 12






FIG. 13



14/14

FIG. 14



## INTERNATIONAL SEARCH REPORT

International application No.  
PCT/KR 2004/000718

## A. CLASSIFICATION OF SUBJECT MATTER

H01L 31/115, 31/119, 29/786, 27/14, 27/148 ; G01T 1/24 ; G09G 3/00  
According to International Patent Classification (IPC) or to both national classification and IPC

## B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)  
H01L, G01T, G09G

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)  
WPI, IMPADOC, PAJ

## C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
P,A	US 2003222311 A1 (SAMSUNG ELECTRONICS CO LTD) 4 December 2003 (04.12.2003) <i>abstract, figures 1 - 6, claims 1 - 11, 21.</i> --	1 -15
P,A	US 2003075718 A1 (SAMSUNG ELECTRONICS CO LTD) 24 April 2003 (24.04.2003) <i>abstract, figures 1, 15 - 17, 20 - 23.</i> --	1 -15
A	US 2003038241 A1 (CHOO KYO-SEOP et al) 27 February 2003 (27.02.2003) <i>abstract, figures 1 - 6, claims 1 - 11, 21.</i> --	1 -15

☒ Further documents are listed in the continuation of Box C.☒ See patent family annex.

## \* Special categories of cited documents:

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier application or patent but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&" document member of the same patent family

Date of the actual completion of the international search  
16 June 2004 (16.06.2004)Date of mailing of the international search report  
1 September 2004 (01.09.2004)Name and mailing address of the ISA/ AT  
**Austrian Patent Office**  
Dresdner Straße 87, A-1200 ViennaAuthorized officer  
**HEINICH W.**

Facsimile No. +43 / 1 / 534 24 / 535

Telephone No. +43 / 1 / 534 24 / 454

## INTERNATIONAL SEARCH REPORT

International application No.  
PCT/KR 2004/000718

## C (Continuation). DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	US 2002084419 A1 (CHOO KYO-SEOP et al) 4 July 2002 (04.07.2002) <i>abstract, figures 1, 2; column 1, paragraph 5 - 7.</i>	1 - 15
A	-- US 2002149318 A1 ( JEON JIN et al) 17 October 2002 (17.10.2002) <i>abstract, figures 1 - 7, claims 1 - 9.</i>	1 - 15
A	-- US 2003043104 A1 (LEE DONG-HO et al) 6 March 2003 (06.03.2003) <i>abstract, figures 1 - 8 , claims 1 - 3.</i>	1 - 15
A	-- KR 2003016758 A (SAMSUNG ELECTRONICS CO LTD) 3 March 2003 (03.03.2003) <i>WPI - abstract.</i>	1 - 15
	----	

**INTERNATIONAL SEARCH REPORT**  
Information on patent family members

International application No.  
**PCT/KR 2004/000718**

Patent document cited in search report			Publication date	Patent family member(s)			Publication date
KR	A	20030167 58	2003-03-03	none			
US	A	20020844 19	2002-07-04	US	B	6617584	2003-09-09
				KR	A	2002055998	2002-07-10
US	A	20021493 18		US	A	2004090412	2004-05-13
				US	B	6690347	2004-02-10
				EP	A	1360695	2003-11-12
				TW	B	533389	2003-05-21
				TW	B	525139	2003-03-21
				KR	A	2002066962	2002-08-21
US	A	20030382 41	2003-02-27	KR	A	2003016536	2003-03-03
US	A	20030431 04	2003-03-06	KR	A	2003020185	2003-03-08
				JP	A	2003076346	2003-03-14
				CN	A	1407527	2003-04-02
US	A	20030757 18	2003-04-24	US	B	6774398	2004-08-10
				TW	B	543145	2003-07-21
				KR	A	2003050578	2003-06-25
				KR	A	2003030470	2003-04-18
				JP	A	2003121867	2003-04-23
US	A	20032223 11	2003-12-04	KR	A	2003091571	2003-12-03
				WO	A	03100511	2003-12-04